SlipstreamJobs tracks this role from the company's public career site. Apply directly on the employer's site.
Graphcore is seeking a Principal Embedded Software/Firmware Engineer to join the Post-Silicon Validation team in Bengaluru. This is a high-impact role focused on bringing cutting-edge AI chips and platforms to life through rigorous validation and testing.
You will be responsible for planning, designing, developing, and debugging silicon validation tests in bare metal C/C++ on FPGA and emulator platforms prior to first silicon arrival. Once silicon returns from manufacture, you will deploy and debug validation tests on actual hardware, working to functionally validate the chips and support their transition to fully characterized, production-ready products.
Key responsibilities include:
- Developing and executing silicon validation test plans in bare metal C/C++
- Creating automated test frameworks and regression suites in Python to optimize validation efficiency
- Analyzing test results, identifying root causes of failures, and debugging complex defects
- Collaborating across disciplines with architects, production software/firmware teams, and silicon characterization engineers
- Contributing to shared test and validation infrastructure
- Providing technical guidance to other engineering team members
- Implementing continuous improvements to test methodologies and best practices
- Reporting project status and progress to program management
You should have strong experience in bare metal and embedded C/C++, excellent problem-solving and diagnostic skills, and a deep understanding of post-silicon validation processes in digital ASIC environments. Experience with Python and Linux is essential. Knowledge of ML applications and their computational workloads is required.
Desirable qualifications include 10+ years of experience, expertise in driver-level development for PCIe, Ethernet, memory technologies (LPDDR, DDR, HBM), or other peripherals; familiarity with mixed-signal building blocks like PLLs and high-speed PHYs; experience with Arm CPUs and AMBA protocols; and background in characterization, failure analysis, or statistical analysis.
