SlipstreamJobs tracks this role from the company's public career site. Apply directly on the employer's site.
Lumilens is building photonics infrastructure for AI supercomputing, including chip-to-chip optical interconnects and scalable photonic engines. The company is Series B-funded and led by veterans from transformative technology companies.
This Senior Wafer-Level Testing Engineer role is a critical technical position responsible for operational execution, process control, and continuous improvement of wafer-level testing operations. You will own wafer-level test processes, test flow, manufacturing readiness, production performance, yield, and process optimization, working closely with internal engineering teams and external manufacturing partners.
Key responsibilities include: owning and continuously improving wafer-level test processes for stable, repeatable, and efficient production; driving day-to-day wafer-level test operations and monitoring production performance; developing, optimizing, and qualifying wafer-level test processes including test flows and parameters for new and existing products; establishing and maintaining process specifications and control plans to ensure consistent test performance; monitoring wafer-level test yield and defect performance, identifying systematic losses, and leading improvement activities; analyzing wafer-level test data to identify trends, abnormal conditions, and process shifts; developing and maintaining test process specifications, work instructions, and manufacturing documentation; driving improvements in test cycle time, throughput, yield, and manufacturing cost; leading structured improvement activities using DOE, SPC, Six Sigma, and root-cause analysis; and collaborating cross-functionally with product engineering, quality, supply chain, and program management teams.
Required qualifications: Bachelor's degree in Electrical Engineering, Electronics Engineering, Microelectronics, Physics, Optical Engineering, Semiconductor Engineering, or related discipline; minimum 5 years of experience in semiconductor wafer-level testing, wafer sort, test process engineering, manufacturing operations, or silicon photonics environments; strong analytical and problem-solving skills with demonstrated ability to analyze test data and drive corrective actions; proficiency in data analysis software (JMP, Spotfire, Python, R) for yield modeling and SPC; strong understanding of wafer-level test processes, test flow development, process control, and yield management; strong cross-functional communication and project management skills. Experience in photonics, silicon photonics, optical devices, or advanced semiconductor packaging is a strong advantage.