SlipstreamJobsFresh Startup & VC-Backed Jobs

Senior Compiler Engineer

Efficient Computer - San Jose, CA, United States - In-office - posted 2026-08-04

Apply on the company site

SlipstreamJobs tracks this role from the company's public career site. Apply directly on the employer's site.

Salary: USD 160,000 - 210,000 / annual

Efficient is building the world's most energy-efficient general-purpose computer processor, using patented technology that consumes 100x less energy than state-of-the-art ultra-low-power processors. The technology is programmable using standard high-level languages and AI/ML frameworks, enabling perpetual intelligence on AA batteries for 5-10 years—a breakthrough for IoT and edge AI applications. As a Senior Compiler Engineer, you will design and implement compiler features for Efficient's embedded ML system stack and TinyML applications. You'll work on a highly interdisciplinary team to demonstrate the value of this breakthrough hardware through optimized software. Key responsibilities include: - Develop new compiler features to improve hardware efficiency while maintaining programmability, including work on Efficient's dataflow ISA, memory analysis, hardware constraints (timing/power), place-and-route algorithms, visualization, and debugging tools - Write unit and integration tests to identify functional and performance compiler bugs - Integrate machine-learning frameworks to compile models to custom hardware - Debug and fix compiler system issues - Collaborate with hardware and physical design teams to understand architecture and propose improvements - Partner with application developers to deliver optimized compiler solutions Required qualifications: 6+ years C++ experience, Bachelor's/Master's in CS or related field, familiarity with compiler frameworks (GCC, LLVM, MLIR), understanding of computer architecture and optimization, experience with GDB and standard development tools, strong problem-solving and communication skills. Desirable: FPGA compilation and place-and-route algorithm experience, Verilog/SystemVerilog/VHDL knowledge, deep computer architecture expertise. Compensation: $160,000–$210,000 based on experience and location, plus meaningful equity and comprehensive benefits including 401(k) match, company-paid benefits, paid parental leave, and flexibility.

Similar roles