SlipstreamJobsFresh Startup & VC-Backed Jobs

Senior ASIC Emulation Engineer

K2 Space - Seattle, WA, United States - In-office - posted 2026-08-03

Apply on the company site

SlipstreamJobs tracks this role from the company's public career site. Apply directly on the employer's site.

K2 Space is building the largest and highest-power satellites ever flown, backed by $450M in funding from leading investors including Altimeter Capital, Redpoint Ventures, and T. Rowe Price. The company is mass-producing advanced satellite platforms for missions from low Earth orbit to deep space, capitalizing on the era of heavy-lift launch vehicles and mass abundance. As a Senior ASIC Emulation Engineer, you will lead the bring-up, deployment, and optimization of pre-silicon emulation platforms. This is a hands-on role with high ownership and deep technical engagement, shaping first-generation silicon and system methodology. Key responsibilities include: - Build, integrate, and maintain full-chip, multi-chip, and system-level emulation models on platforms such as Palladium, ZeBu, or Veloce - Define and evolve emulation strategy, methodology, and workflows across the ASIC organization - Work with RTL engineers to compile, map, and optimize designs for emulation performance, capacity, and stability - Develop and integrate transactors, BFMs, speed adapters, and virtualization interfaces for diverse system use cases - Support system-level testing by enabling full hardware/software integration and validating complex use cases - Accelerate verification throughput by helping the DV team run targeted tests in emulation - Enable firmware, bootloader, driver, and software teams with robust emulation platforms and HW/SW integration debug support - Run emulation workloads, triage failures, perform root-cause analysis, and collaborate across design and verification - Maintain and enhance automation for compile flows, regression management, and continuous integration - Participate in architecture reviews and influence design-for-emulation best practices - Support silicon bring-up and post-silicon validation through test reuse and pre/post-silicon correlation Required qualifications include a B.S. or M.S. in Electrical Engineering or related field, 5+ years of ASIC/SoC development experience focused on emulation, solid understanding of SystemVerilog and digital logic, hands-on expertise with major emulation platforms, proficiency with scripting languages (Python, Perl, TCL), and experience with hardware/software interfaces and embedded processors.

Similar roles