SlipstreamJobs tracks this role from the company's public career site. Apply directly on the employer's site.
Salary: USD 200,000 - 280,000 / annual
K2 Space is building the largest and highest-power satellites ever flown, backed by over $1 billion in total funding and $1 billion in signed contracts across commercial and US government customers. The company is mass-producing high-power satellite platforms for missions from LEO to deep space, with multiple launches planned for 2027 and scaling to 100 satellites per year.
You will serve as the Principal ASIC Package Design Engineer, leading advanced ASIC package architecture and execution with a strong focus on flip-chip BGA (FC-BGA) and multi-chip module (MCM) solutions. This is a technical authority role where you own the end-to-end package strategy for high-performance mixed-signal and digital SoCs from early architecture and trade studies through vendor engagement, qualification, and production ramp.
Key responsibilities include:
- Own ASIC package architecture for FC-BGA and MCM solutions, including substrate stack-up, ball-map strategy, power delivery, signal breakout, and mechanical constraints
- Lead package-level trade studies across cost, performance, power integrity (PI), signal integrity (SI), thermal, manufacturability, and reliability
- Define long-term packaging roadmap aligned with future ASIC nodes, bandwidth scaling, and multi-die integration
- Establish organizational package design standards, methodologies, and best practices
- Drive detailed design of FC-BGA packages for high-pin-count ASICs with high-speed SerDes, dense power grids, and RF signal content
- Define and review substrate stack-ups, via strategies, impedance control, escape routing, and reference plane planning
- Partner with silicon, RF, and systems teams to co-optimize die floorplans and package interfaces
- Own package-level SI/PI strategy, including high-speed digital interfaces (SerDes, JESD, Interlaken), power delivery network (PDN) design, and decoupling strategy
- Lead thermal architecture at the package level, including lid selection, TIMs, heat-spreaders, and mechanical interfaces to system cooling
- Manage relationships with external packaging vendors, substrate suppliers, and OSATs, including vendor qualification, capability assessment, contract negotiation, and performance/quality scorecard
- Drive material selection, substrate technology choices, and assembly process optimization
REQUIREMENTS:
- Bachelor's degree in Packaging Engineering, Mechanical Engineering, Electrical Engineering, or related field
- 10+ years of experience in ASIC package design with deep expertise in FC-BGA
- Proven experience delivering high-pin-count, high-performance ASIC packages into production
- Strong understanding of substrate technologies and materials, SI/PI fundamentals at the package level, and thermal management for power-dense ASICs
- Fluent in SI/PI and EM simulation tools such as SIWave, HFSS, and ADS
- Experience working directly with OSATs and substrate vendors
- Knowledge of packaging qualification and test methodologies
PREFERRED QUALIFICATIONS:
- Experience with MCM or heterogeneous integration (chiplets, interposers, advanced laminates)
- Background in high-speed digital or mixed-signal SoCs
- Familiarity with aerospace, space, or high-reliability electronics
- Experience defining packaging strategy from early architecture through first silicon and volume ramp
- Demonstrated history of building or scaling package design methodology within an organization
Note: ITAR compliance required—must be a U.S. person or eligible for federally issued export control license.
