SlipstreamJobsFresh Startup & VC-Backed Jobs

Mixed-Signal IC Design Engineer

Arago Inc. - Paris, Île-de-France, France - In-office - posted 2026-08-28

Apply on the company site

SlipstreamJobs tracks this role from the company's public career site. Apply directly on the employer's site.

Arago is an AI and computer hardware company founded in 2024 by AI researchers and physicists, focused on accelerating breakthroughs at the intersection of AI and semiconductors. The company operates from hubs in France, North America, and Israel with a lean, multicultural team of nine nationalities. In this role, you will design, integrate, and deliver high-performance digital subsystems within mixed-signal ICs, owning the complete flow from RTL to physical implementation and tape-out. You'll design and verify digital subsystems that interface directly with high-speed analog and mixed-signal circuits, including calibration engines, control FSMs, data converters, and multiplexing logic. Key responsibilities include integrating and customizing external IP blocks (GPIOs, LVDS I/Os, serial interfaces) while ensuring compliance with analog signal and timing requirements. You will lead the digital implementation flow for mixed-signal blocks through synthesis, floorplanning, place-and-route, timing closure, physical signoff, and tape-out. Close collaboration with analog, layout, and system teams is essential to co-optimize digital-analog boundaries, resolve cross-domain issues, and ensure robust high-speed performance. You should have strong experience in digital RTL design using Verilog/SystemVerilog, particularly for mixed-signal systems involving high-speed calibration/control loops, converters, multiplexers, and serial/parallel data paths. Deep understanding of digital-analog integration challenges—including timing closure, noise coupling, clock domain crossing, and analog-aware floorplanning—is required. Proven ability to drive digital blocks from design through verification, synthesis, floorplanning, P&R, and tape-out in analog or RF IC contexts is essential. Experience with high-speed serializers/deserializers (SerDes) is highly valued. Proficiency with industry-standard EDA toolchains for both front-end and back-end design, with strong grasp of mixed-signal layout constraints, is required. English proficiency is required; French is a plus. Compensation includes competitive cash, meaningful stock options at an early stage, relocation bonus and moving expense coverage, healthcare coverage, pension contributions, professional development support, and 25 days PTO plus public holidays. You'll own a key technical domain with significant growth opportunities.

Similar roles