SlipstreamJobs tracks this role from the company's public career site. Apply directly on the employer's site.
Salary: USD 146,000 - 194,000 / annual
Anduril Industries is seeking an FPGA Verification Engineer to join the Air Dominance and Strike team in Costa Mesa, CA. You will own the verification of FPGA/SoC designs on AMD (Xilinx) platforms for flight-critical avionics systems, with a focus on UVM-based methodology and coverage-driven verification.
Key responsibilities include architecting and implementing UVM verification environments (drivers, monitors, predictors, scoreboards) for AMD Xilinx FPGA/SoC designs. You will develop comprehensive verification plans with traceability to system and hardware requirements, author SystemVerilog Assertions (SVA) for protocol compliance and design intent checks, and build functional coverage models while driving code coverage analysis to closure.
You will develop constrained-random and transaction-level test sequences to maximize coverage and uncover corner-case bugs, establish and maintain regression suites tracking coverage metrics and verification progress, and debug failures using waveform tools and simulation logs at both HDL and system levels. Collaboration with design engineers on RTL reviews, bug resolution, and micro-architecture refinement is essential.
Additional responsibilities include supporting hardware validation and board bring-up on target platforms, ensuring verification meets DO-254 and relevant safety standards, and authoring verification closure reports and coverage analysis summaries.
Required qualifications include a Bachelor's degree in Electrical Engineering, Computer Engineering, or related field, with 2+ years of FPGA/ASIC verification experience. You must be proficient in SystemVerilog, UVM methodology, SVA, and have experience with industry simulators (Questa, VCS, Xcelium, or Vivado). Strong knowledge of object-oriented programming, Git-based workflows, and Linux development environments is required. Eligibility to obtain and hold a U.S. Secret security clearance is mandatory.
Preferred qualifications include 5+ years of FPGA/ASIC verification experience, a Master's degree, expertise in DO-254 and avionics verification standards, formal verification tools, digital interfaces (Ethernet, PCIe, JESD204C, MIL-STD-1553, SPI), verification automation scripting (Python, Tcl, Makefile), and SoC/ARM-based embedded platforms.
