SlipstreamJobs tracks this role from the company's public career site. Apply directly on the employer's site.
Salary: USD 100,000 - 500,000 / annual
Tenstorrent is hiring a System-Level Test (SLT) Engineer to build the software and system infrastructure that enables validation tests to operate reliably in manufacturing environments. You will ensure silicon behaves predictably when running real workloads in real systems, applying structured debug to separate hardware issues from software, interface, and environmental effects.
In this role, you will develop the test execution framework that hosts validation-provided tests in SLT environments deployed to OSAT production. You'll build wrappers, harnesses, and abstraction layers that run validation content unmodified while providing deterministic execution, dependency management, configuration control, and structured error handling. You'll integrate functional, stress, and diagnostic tests into SLT platforms and adapt them for high-volume manufacturing with stable execution and clear pass/fail criteria.
You will create logging, telemetry, failure-signature, and automated-triage capabilities; drive cross-domain issues to the right teams and define data standards for yield analysis and RMA investigations. Through this work, you'll architect SLT software and system infrastructure that connects validation content to high-volume manufacturing at a fast-scaling AI hardware company, build deep cross-domain debug skills by tracing failures across silicon, boards, firmware, operating systems, drivers, and test content, and develop expertise in test orchestration, telemetry, and automated triage systems that influence yield, RMA outcomes, and production ramp speed.
Tenstorrent is leading the industry on cutting-edge AI technology, revolutionizing performance expectations, ease of use, and cost efficiency. The company has developed a high-performance RISC-V CPU from scratch and is building a comprehensive AI platform that unifies innovations in software models, compilers, platforms, networking, and semiconductors.
The role is hybrid, based out of Austin, TX; Santa Clara, CA; or Fort Collins, CO. Candidates will be assessed for the appropriate level during the interview process, and the offer level may differ from the level listed in this posting.
**Requirements:**
- 10+ years of experience in system-level test, embedded systems, software architecture, or hardware/software integration
- Strong skills in C/C++, Python, or similar languages
- Ability to apply object-oriented design principles to build modular, maintainable, and extensible test frameworks, including execution wrappers, harnesses, and abstraction layers
- Capability to control test equipment and automate handlers or external instruments through standard communication protocols
- Ability to debug across test hardware, Linux hosts, firmware, drivers, and operating systems
- Effective collaboration across validation, firmware, silicon debug, product engineering, manufacturing, and OSAT/fab teams
- Plus: experience with JTAG, boundary scan, DFT, high-volume manufacturing, NPI, Git, or CI/CD
