SlipstreamJobs tracks this role from the company's public career site. Apply directly on the employer's site.
d-Matrix is seeking a Principal Technical Program Manager to lead program management across the global hardware organization, driving engineering excellence in a high-growth AI company. This role focuses on creating lightweight, scalable processes that enable predictable project delivery in a fast-paced, distributed environment.
You will own end-to-end program management across the post-silicon and systems hardware development cycle, including preparation for silicon arrival, lab setup, bring-up systems and boards, production EVK design, and validation across silicon, systems hardware, firmware, QA, and manufacturing teams. You'll lead firmware deployment and development, power and performance characterization, and coordinate the progression through silicon qualification, board qualification, product qualification, and NPI phases.
Key responsibilities include establishing well-defined, predictable milestones for development with internal teams and third-party partners; coordinating delivery across distributed teams in North America, India, Serbia, and Australia; defining metrics and creating dashboards to track program health; developing playbooks and best practices for cross-functional deliveries; identifying and mitigating risks to delivery schedules and quality; and acting as a liaison between hardware teams and company leadership.
You should bring 10+ years of experience in IC chip and board development as an engineer, engineering manager, or technical program manager, with at least 3 years as a technical program manager. You need excellent communication and stakeholder management skills, experience with complex software/hardware integration, a proven track record managing distributed multi-region teams, strong understanding of system development and qualification cycles, and experience establishing scalable processes in fast-moving organizations.
Preferred qualifications include prior experience as an engineering manager responsible for chip-to-ship execution, background in datacenter hardware development, experience scaling teams at Series B/C startups, proficiency with JIRA and Smartsheet, and experience managing external dependencies and customer-driven timelines.
The role is hybrid, requiring 3-5 days per week onsite at the Santa Clara headquarters. You'll have the opportunity to shape program management practices across a fast-growing AI company, influence the effectiveness of a global engineering organization, and collaborate with world-class engineers at the cutting edge of AI and systems.
