SlipstreamJobs tracks this role from the company's public career site. Apply directly on the employer's site.
onsemi is seeking a Principal or Senior Principal Design for Test (DFT) Engineer to lead the DFT strategy and team for ASIC/SoC products targeting automotive, industrial, and consumer applications. This is a leadership role responsible for ensuring testability and manufacturability of complex semiconductor designs while driving innovation in test methodologies.
Key Responsibilities:
- Design and implement comprehensive DFT methodologies for ASIC/SoC products, with emphasis on automotive and industrial applications to ensure high quality and reliability
- Lead and manage a team of DFT engineers, providing mentorship, technical guidance, and capability development
- Develop detailed test plans including ATPG (Automatic Test Pattern Generation), BIST (Built-In Self-Test), and scan insertion strategies to optimize fault coverage and reduce test costs
- Collaborate with hardware, software, design, validation, test, and manufacturing teams to align DFT strategies with product goals and requirements
- Integrate DFT features into product architecture, ensuring compatibility with industry testing standards
- Establish metrics, benchmarks, and quality assurance processes for DFT; ensure compliance with automotive standards such as ISO 26262
- Evaluate, select, and implement DFT tools and EDA software to improve test efficiency and effectiveness
- Stay current with industry trends and emerging technologies in DFT and automotive testing; drive continuous innovation within the team
- Support post-silicon debug, yield improvement, and on-field failure analysis (EFAR)
Requirements:
- Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or related field
- 10–15+ years of experience in DFT for ASIC/SoC design with strong automotive applications background
- Proven experience leading DFT teams and managing complex projects
- In-depth knowledge of DFT techniques: scan design, boundary scan, BIST, fault simulation
- Experience in post-silicon debug, yield improvement, and on-field failure (EFAR) debug
- Familiarity with automotive industry standards and regulations (e.g., ISO 26262)
- Proficiency with DFT tools and EDA software
- Strong problem-solving skills and ability to work collaboratively in fast-paced environments
- Excellent verbal and written communication skills
