SlipstreamJobs tracks this role from the company's public career site. Apply directly on the employer's site.
As an IP Logic Design Engineer in the Advanced Technologies Group, you will lead RTL implementation and micro-architecture design for next-generation PHY (physical layer) designs. You will be at the center of a PHY design effort, collaborating closely with architecture, analog, CAD, timing, and physical design teams to deliver elite PHY designs with critical impact on product performance.
Key responsibilities include:
- Participate in the architecture and RTL implementation of next-generation PHY designs
- Conduct micro-architecture design and specification definition for PHY blocks
- Develop and implement verification environments for block-level and SoC-level developments
- Collaborate with CAD and physical design teams to translate RTL designs into GDS layouts
- Execute various design verification flows and provide design guidelines to other engineers
- Establish CAD and design methodologies for correct-by-construction designs
- Debug issues at the PHY level and ensure compliance with industry standards
- Work with extraction and static timing analysis (STA) methodologies
You will work across multiple Apple sites in Israel (Herzliya, Haifa, and Jerusalem) and have the opportunity to shape products used by millions of customers worldwide. This role requires deep technical expertise in digital design, verification, and physical implementation, combined with strong collaboration and communication skills.
QUALIFICATIONS:
Minimum:
- B.Sc or M.Sc in Electrical Engineering or Computer Engineering
- 8+ years of logic design experience
- Experience developing and implementing AMS (analog/mixed-signal) PHY designs
- Advanced knowledge of standard ASIC verification flows, including simulation and testbench development
- Knowledge of industry standards in PHY design, including RTL writing and verification tools
- Deep understanding of all aspects of PHY construction, integration, and physical design
- Working knowledge of extraction and STA methodology and tools
- Excellent knowledge of SystemVerilog and Verilog
- Good knowledge of C/C++
- Experience with Perl/Tcl scripting
- Knowledge of industry standard interfaces and experience with multiple frontend simulators/debuggers
- Deep understanding of design methodology to debug issues at PHY level
- Excellent interpersonal skills and desire to pursue diverse challenges
Preferred:
- Team player with excellent communication skills and desire to take on diverse challenges
